IS43R16320F-6TL | Integrated Silicon Solution INC

SDRAM, IS43R16320F-6TL, Integrated Silicon Solution INC

ISSI’s 512-Mbit DDR SDRAM achieves high speed data transfer using pipeline architecture and two data word accesses per clock cycle. The 536,870,912-bit memory array is internally organized as four banks of 128 Mb to allow concurrent operations. The pipeline allows Read and Write burst accesses to be virtually continuous, with the option to concatenate or truncate the bursts. The programmable features of burst length, burst sequence and CAS latency enable further advantages. The device is available in 8-bit and 16-bit word size. Input data is registered on the I/O pins on both edges of Data Strobe signal(s), while output data is referenced to both edges of Data Strobe and both edges of CLK. Commands are registered on the positive edges of CLK.

Features

• Bidirectional, data strobe (DQS) is transmitted/ received with data, to be used in capturing data at the receiver
• DQS is edge-aligned with data for READs and centre-aligned with data for WRITEs
• Differential clock inputs
• Four internal banks for concurrent operation
• Auto Refresh and Self Refresh Modes
• Auto Precharge